


T12R Serier Block Diagram

www.bufanxiu.com





- FAN + SENSOR  
MAX6657MSA
- CLOCK GEN  
ICS951463
- DISCHARGER  
CIRCUIT
- Power On Sequence
- DC/BATT IN
- CPU VCORE
- SYSTEM PWR
- BAT & CHARGER

<< Kennedy\_Zhang >>


12G011204792==&gt;12G04600479A

V1.1 ME



12G04600479A

68 ? 5% pull-up to Vcc1\_05  
If PROCHOT# is not used, then it must be terminated with a  
56 pull-up resistor to VCCP.  
If PROCHOT# is routed between CPU, IMPV and MCH,  
pull-up resistor has to be 75 Ohm ? 5%





&lt;Variant Name&gt;

<b>ASUS</b>		<b>Title : YONAH CPU (1)</b>
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	T12RG	2.0
Date: 8/12/2007	Sheet: 2	of 63

&lt;&lt; Kennedy\_Zhang &gt;&gt;

YUNAH FSB667			
	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
	Min	Typ	Max
ICCP			2.5A






**Layout Note:**  
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of  $Z_0=27.4\ \Omega$ .  
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.  
These resistors should be placed within 2 inch of the CPU.

		<b>Title :</b> Yonah CPU (2)	
<b>ASUSTeK COMPUTER INC</b>		<b>Engineer:</b> MICHAEL WANG	
Size Custom	Project Name <b>T12RG</b>		Rev 2.0
Date: 星期日 二月 07, 2007		Sheet 3 of	63


<< Kennedy\_Zhang >>

KBC will issue a  
analog ( a voltage  
level ) signal.  
SW: FAN\_DA1 must  
be low during S3




Route H\_THERMDA and H\_THERMDC  
on the same layer

-----OTHER SIGNALS  
12 mils  
=====GND  
10 mils  
=====H\_THERMDA(10 mils)  
10 mils  
=====H\_THERMDC(10 mils)  
10 mils  
=====GND  
12 mils  
-----OTHER SIGNALS  
Avoid BPSB,Power



<< Kennedy\_Zhang >>





**P/N:02G110013300**

RC610/RC515	RC610	RC415
R0608	53.6 (10G21*****)	49.9 (10G21249R914030)
R0604	21 (10G21*****)	24.9 (10G21224R914040)

**<Variant Name>**



**Title :** NBRC415M(HOST)

ASUSTeK COMPUTER INC. NB1

**Engineer:**

Size	Project Name
100	100

---


Custom **T12RG**

289

Date: 星期日, 10月07, 2007

\_\_\_\_\_ 1 \_\_\_\_\_

<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>





<< Kennedy\_Zhang >>



+1.2VS		+1.2VS	6,7,9,20,37,61
+1.8VS		+1.8VS	6,9,37,54,61
+VCCP		+VCCP	2,5,6,17,19,20,52



<< Kennedy\_Zhang >>

<< Kennedy\_Zhang >>


<Variant Name>			
		Title : HISTORY	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name		Rev
Custom	T12RG		2.0
Date: 8/8/2007	Sheet 11 of 63		




## Discharge

## LCD Backlight Control

## INVERTER Interface



700V rms@5 mA rms  
(Min. 3 mA rms)6 mA  
rms(Max. 6.5 mA  
rms)



**D Guard**  
Use to

```




USB P0 CON3603
USB P1
USB P2 BT
USB P3 NEW CARD
USB P4 CON3601
USB P5 CON3601
USB P6 CON3602
USB P7
USB P8 PC_CAM
USB P9 FINGER PRINT


```

ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size Custom	Title : LCD CON	Rev 2.0	

USB P9 FINGER PRINT

<< Kennedy\_Zhang >>




		Project Name	<b>T12RG</b>
ASUSTek COMPUTER INC		Engineer:	<b>MICHAEL WANG</b>
Size Custom	Title : <b>CRT PORT</b>		Rev 2.0
Date: 08-07-2007	Sheet 13 of 63		

<< Kennedy\_Zhang >>


# FRON

PN:12G02502200E==>12G025022004  
V1.1 ME second source





<< Kennedy\_Zhang >>











<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>

(Linein)FL = 33.9 Hz  
(Linein)FH = 23.4K Hz

Check HP & SPEAKER  
GAIN with VERB Table

Check HP & SPEAKER  
GAIN with VERB Table

Fix POP of the internal speaker when power-off

Headphone & SPDIF JACK

DIGITAL AREA

<Variant Name>

ASUSTek COMPUTER INC.

MICHAEL WANGT+Rd, Taipei, Taiwan, ROC

File

Audio AMP

Size

Document Number

T12RG

Date

Rev

2.0

Sheet


23

of

63

<< Kennedy\_Zhang >>


## ISA ROM



## EC Hardware Strap

Strap value sampled after  
VSTBY power up reset

PNPCFG base address set by  
SWCBAHR/SWCBALR


**BADDR[1:0]**

No pull up: The register pair to access PNPCFG is 002Eh and 002Fh.  
Ext 10K up on BADDR0: The register pair to access PNPCFG is 004Eh and 004Fh.  
Ext 10K up on BADDR1: The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

## Share Memory

**SHBM**

No pull up: Disable shared memory with host BIOS  
Ext 10K up: Enable shared memory with host BIOS

**PPEN**

No pull up: Normal  
Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.

<< Kennedy\_Zhang >>




<Variant Name>

		Title : <b>ISA ROM</b>	
ASUSTeK COMPUTER INC.		Engineer: <b>MICHAEL WANG</b>	
Size	Project Name	Rev	
Custom	<b>T12RG</b>	2.0	
Date: 2007-07-07		Sheet	24 of 63






+3V O +3V 17,25,27,31,35,37,42,43,44,61  
+3VS O +3VS 4,5,6,12,13,14,15,17,18,19,20,21,22,23,25,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61  
+1.5VS O +1.5VS 25,37,54  
+3VA\_EC O +3VA\_EC 24,29



<< Kennedy\_Zhang >>

<Variant Name>		Project Name	T12RG
ASUS		Engineer:	MICHAEL WANG
Size	Custom	Title :	MINI PCI
Date:	18.07.2007	Sheet	26 of 63


## Bluetooth Module CN



```
USB P0 CON3603
USB P1
USB P2 BT
USB P3 NEW CARD
USB P4 CON3601
USB P5 CON3601
USB P6 CON3602
USB P7
USB P8 PC_CAM
USB P9 FINGER PRINT
```


 <b>Title : PATA-SATA &amp; ODD</b>	
<b>ASUSTeK COMPUTER INC. NB1</b>	
<b>Engineer:</b>	
<b>Size</b> Custom	<b>Project Name</b> <b>T12RG</b>
<b>Rev</b> 2.0	
Date: 2007. 07. 07	
Sheet 28 of 63	






&lt;&lt; Kennedy\_Zhang &gt;&gt;



« Kennedy\_Zhang »

<< Kennedy\_Zhang >>








<Variant Name>		Title : CARD1394-RSC332(2)	
ASUSTek COMPUTER INC. NBI		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 11/11/2007	Sheet	32	of 63

<< Kennedy\_Zhang >>



```
MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MD/SD Power Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE
```





		Project Name	<b>T12RG</b>
ASUSTek COMPUTER INC		Engineer:	<b>MICHAEL WANG</b>
Size Custom	<b>Title : CardReader</b>		Rev 2.0
Date: 星期三, 二月 07, 2007		Sheet	33 of 63

34.37 39.40 42.43 50.52 60.61  
 << Kennedy\_Zhang >>




<< Kennedy\_Zhang >>

# LAN PORT





12G142111120




## MDC CONNECTOR

12G17000002B=>12G17100002C



For MDC CONN.









Must change to  
13GN7510M270

<Variant Name>


<b>ASUS</b>		<b>Title : RJ11/45 &amp; MDC</b>	
ASUSTAR COMPUTER INC		Engineer: <b>MICHAEL WANG</b>	
Size	Project Name	Rev	
Custom	<b>T12RG</b>	2.0	
Date: <b>11/11/2007</b>	Sheet	35	of 83

<< Kennedy\_Zhang >>



ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	USB CONN & +5V DC JACK
Date:	8/1/2012	Rev	2.0
		Sheet	36 of 63

<< Kennedy\_Zhang >>



Check all power plan

<Variant Name>


<b>ASUS</b>		<b>Title : Discharge Circuit</b>	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Site	Project Name	Rev	
Custom	T12RG	2.0	
Date: 11/07/2007	Sheet	97	of 93

<< Kennedy\_Zhang >>


# Main Board SW & LED

www.bufanxiu.com


## RF/Touchpad Disable




## Power Switch




## Power4 Gear




## RF\_TP LED




## Power LED




## Power 4 Gear LED




## NUMBER LED




## CAP LOCK LED




## BT



## Reset Switch



## Pleacemant LED&SW




<Variant Name>

ASUS		Title : SW/LED	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 18.07.2007	Sheet	36	of 63


<< Kennedy\_Zhang >>

FINGER PRINT  
Reserved

USB P0	CON3603
USB P1	
USB P2	BT
USB P3	NEW CARD
USB P4	CON3601
USB P5	CON3601
USB P6	CON3602
USB P7	
USB P8	PC_CAM
USB P9	FINGER PRINT



<Variant Name>



Title :FINGER PRINT

Engineer: MICHAEL WANG

ASUSTek COMPUTER INC

Size Project Name

Custom T12RG

Date: 18.07.2007

Sheet 30 of 63

Rev 2.0



<< Kennedy\_Zhang >>

+3VA  
+3VS  
+3VSUS

+3VA  
+3VS  
+3VSUS

12,29,38,54,57,59,63  
4,5,9,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,31,32,33,34,37,39,42,43,44,52,60,61  
6,17,19,20,23,25,29,34,51

www.bufanxiu.com




<Variant Name>

<b>ASUS</b>		<b>Title : POWER-ON SEQ.</b>	
ASUSTek COMPUTER INC		Engineer: <b>MICHAEL WANG</b>	
Size <b>A4</b>	Project Name <b>T12RG</b>	Rev <b>2.0</b>	
Date: 星期二, 07. 2007		Sheet 40 of 63	

<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>

+3VS +3VS 4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,43,50,52,60,61  
+3V +3V 17,25,26,27,31,35,37,43,44,61

www.bufanxiu.com

## TPM Module CON RESERVED



<Variant Name>		Project Name	
ASUS		T12RG	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Custom	Title : TPM 1.2	Rev
Date: 18.07.2002		Sheet 42 of 63	2.0


<< Kennedy\_Zhang >>



## PCMCIA

## SOCKET


CCD1# CCD2#  
L L 16bit  
OTHER L 32bit




~Variant Name~


<b>ASUS</b>		<b>Title : CARDBUS SOCKET</b>	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 8/15/2007	Project Name	Sheet	44 of 63

« Kennedy\_Zhang »

[illegible]

<< Kennedy\_Zhang >>

<Variant Name>			
		Title : HISTORY	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name		Rev
Custom	T12RG		2.0
Date: 8/8/2007	Sheet 46 of 53		



## Power On Sequence

1 → 14

<< Kennedy\_Zhang >>

<Variant Name>

<b>ASUS</b>		<b>Title : FLOWCHART</b>	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 07/07/2007	Sheet 47 of 63		

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP0	ICHT7_PWR0K	O
154	TXD/GPB1	CAP_LED	O	149	GP1	WATCH_DOG#	O
162	GPB2	SCRL_LED	O	152	GP2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP4	PREDCHG	O
5	GA20/GPB5	ARGATE	O	168	GP5	BAT_LL#	O
6	KBRST#/GPB6	ARG_RST#	O	174	GP6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	8	GPL0	WLAN_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	11	GPL1	BT_ON#	O
170	SMDAT1/GPC2	SMB1_DAT	I/O	12	GPL2	RF_OFF_SW#	I
171	GPC3	/		20	GPL3	RF_LED	O
172	TMRI0/WUI2/GPC4	ACIN_OC#	I	92	CRX	CRX	I/O
175	GPC5	OP_SD#	O				
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	RI1#/WUI0/GPD0	PM_SUSB#	I				
29	RI2#/WUI1/GPD1	PM_SUSC#	I				
30	LPCRST#/WUI4/GPD2	PLT_RST#	I				
31	ECSC#/GPD3	EXT_SCI#	O				
41	GPD4	/	I				
42	GINT/GPD5	/					
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	I				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISTP_SW#	I				
2	PWRSW/GPE4	PWRSW_EC	I				
44	WUI5/GPE5	/					
24	LPCPD#/WUI6/GPE6	LID_EC#	I				
25	CLKRUN#/WUI7/GPE7	/	O				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
AB16	GPIO00/BM_SUSY	PM_BIMBUSW#	I	AC21	GPIO06	BT_LED	I/O
C8	GPIO01/REQ5#	PCI_REQ#5	I	AC18	GPIO07	/	I
G8	GPIO02/PIRQ#	PCI_INTE#	I	E21	GPIO08	EXTSM#	I
F7	GPIO03/PIRQ#	PCI_INTE#	I	E20	GPIO09	SATA_DET#0	I
F8	GPIO04/PIRQ#	PCI_INTE#	I	A20	GPIO10	/	O
G7	GPIO05/PIRQ#	PCI_INTE#	I	B23	SMBALERT#/GPIO11	SMB_ALERT#	I
				F19	GPIO12	KBC_SCI#	I
				E19	GPIO13	/	
				R4	GPIO14	/	
				E22	GPIO15	WLAN_LED#	I/O
				AC22	GPIO16	PM_DPRSPLVR	O
				D8	GPIO17/GNT5#	PCI_GNT#5	O
				AC20	GPIO18/STP_PCI#	STP_PCI#	O
				AH18	GPIO19/SATA1GP	/	I
				AF21	GPIO20/STP_CPU#	STP_CPU#	O
				AE19	GPIO21/SATA0GP	/	I
				A13	GPIO22/REQ#	PCI_REQ#4	I
				AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
				R3	GPIO24	P4G_LED#	
				D20	GPIO25	CB_SD#	
				A21	GPIO26/EL_RSVD	BT_DET#	
				B21	GPIO27/EL_STATE0	/	I
				E23	GPIO28/EL_STATE1	/	
				C3	GPIO29/OC#5	USB_OC_5#	I
				A2	GPIO30/OC#6	NEWCARD_OC#	I
				B3	GPIO31/OC#7	USB_OC_7#	I
				AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
				AC19	GPIO33/AZ_DOCK_EN#	/	O
				U2	GPIO34/AZ_DOCK_RST#	/	
				AD21	GPIO35	ICH_GPIO35	O
				AH19	GPIO36/SATA2GP	/	
				AE19	GPIO37/SATA3GP	PCB_ID0	I/O
				AD20	GPIO38	PCB_ID1	I
				AE20	GPIO39	PCB_ID2	I
				A14	GNT4#/GPIO48	PCI_GNT#4	O
				AG24	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor	1001100x ( 98 )

-Variant Name-		Title : GPIO Setting	
ASUS		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date	2017-03-07-2007	Sheet	48 of 65

<< Kennedy\_Zhang >>



T12R V1.1 History

1. Page 17, del U1702 and R1726 delete PCI\_RST# Buffer.  
2. Page 18, added R1802  
3. Page 43612, D4301 and L1201改footprint  
4. Page 6, delete D1204 and added R601 R609 to avoid can not boot.  
5. Page 6, delete D1204 and added R601 R609 to avoid can not boot.  
6. Page 17, Mount R1708, U1703 option changed reset path  
7. Page 43, Mount R4302 for R5C841 internal LDO input  
8. Page 9, un-mount L906 C914 , these for 610 only  
  
9.All PCI clock added 6.8 pF to decrease skew.  
10. PWM connected to EC and back-light connected to NB  
11.D1306 D1301 connected to +5VS, let these signal have the same PWR plan. For ESD  
12. page 19, added BT\_DET# to detect BT.  
13. Page 19, adjust USB CC ping to correspond USB port  
14. Page 25, modification NEW CARD debug circuit to correspond new debug card  
15. page 28, we used correctly capacity for customer request.  
16. page 36, we used LDO with over current protect IC  
17. page 41, DC in connector add 2nd source.  
ME modify  
1. 0.005mm 外部移0.4mm  
2.  
3. BATT 内部内部移0.23mm  
4. 增加漏感线打配线  
  
6.DDR2 added 2nd source  
P/N :12G025022004  
DDR2 DIMM 200P,1.8V,H:4mm,STD  
FOXCONN/AS0A426-N45N-1  
7 add led 1 pcs LED3810 and del. SW3807(option)  
8. 漏感线修改

T12R V2.0 Modify History

1. Page 6, R609 replacement 220K by 10K  
2. Page 12, RML203 replacement C.M chock by 00hm for EMI.  
3. For DDRII connector(H=4mm) replacement 12G025022004 by original.  
4. For DDRII connector(H=9mm) replacement 12G025022004 by original.  
5. For DC IN jack replacement 12G14530103R by original(long core).  
6. Page 22, for audio micro phone low quality issue, it need to changed larger capattor 100 (replace 100 with 10).  
7. Page 29, we changed new EC 8511.  
8. Page 38, to increase LED brightness, we replace 07G015200485 by original  
9. page 30, for EMI request, we added L3010 and L3011 and mount C3002 C3003 and C3006-3010  
10. Page 35, for EMI request, we added 00hm before LAN jack for option CM chock.

T12Rg V1.0 modify from T12R V2.0

1. To modify BOM include LED(color&placement), SW(placement), HDD(PATA TO SATA), PCMCIA(unmount), internal MI(unmount), and R/CB#1 (added 139, 2A (drives) and PCMCIA)  
  
T12Rg V2.0  
  
1. Page 12, L1203 0 Ohm to bead, EMI request.  
  
2. Page 12, L1204 and L1205 0 Ohm to bead and mount C1222 C1223, EMI request.  
3. Page 12, mount L1214 L1215 Ohm for added internal speaker.  
4. Page 12, mount L1206, EMI request.  
  
5. Page 6, R2301 and R2304 10K to 12K for 2W speaker..  
  
6. Page 6, modify BOM, unmount R2908.

	X51 PCB X51	T12RG PCB T12R	T12RG PCB T12R	T12Rv 2.0 PCB T12R	T12Rv 2.1 PCB X51
NB	415ME	415ME	415ME	415MD	415ME
SB	SB600 A21	SB600 A21	SB600 A21	SB600 A13	SB600 A21
AUDIO	660VD	660VD	660VD		660VD
SPDIF	N/A	N/A	N/A		N/A
R5C83Z	N/A	N/A	N/A		N/A
R5C841	OK	OK	OK		N/A
1394	N/A	OK	OK		N/A
CARD READER	OK	OK	OK		N/A
PCMCIA	OK	OK	OK		N/A
NEW CARD	N/A	N/A	N/A		N/A
TPM	N/A	OK	OK		N/A
BT	OK	N/A	N/A		N/A
PC-CAM	N/A	N/A	N/A		OK
INT. MIC	N/A	OK	OK		OK
MODEN	OK	N/A	OK		N/A
TV	N/A	N/A	N/A		N/A
SPEAKER	1.5W	2W	2W		1.5W

ASUS


Title : T12Rg

Engineer : T12Rg

T12Rg




<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>

www.bufanxiu.com




<< Kennedy\_Zhang >>


## POWER PATH &amp; BAT\_LEARN




## BATTERY IN DETECT



## ADAPTER IN DETECT




## +5VLCM, +5VCHG &amp; +2.5VREF




ASUS		Title : POWER_DETECT	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: 11/18/2007	Sheet	59	of 63

&lt;&lt; Kennedy\_Zhang &gt;&gt;






## POWER GOOD DETECTOR



TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.2V_PWRGD

<b>ASUS</b>		<b>Title : POWER_PROTECT</b>	
Engineer: <b>Anny</b>			
Size	Project Name	Rev	
Custom	<b>T12R</b>	2.0	
Date: 8/8/2007	Sheet 80 of 83		

<< Kennedy\_Zhang >>




		<b>Title :</b> POWER_LOAD SWITCH	
<OrigName>		<b>Engineer:</b> <u>Ann</u>	
Size	Project Name	Rev	
Custom	<b>T12R</b>	2.0	
Date: 07/07/2007	Sheet	61	of 63

<< Kennedy\_Zhang >>



FOR POWER TEST



<< Kennedy\_Zhang >>

ASUS		Title : POWER_SIGNAL	
<OrigName>		Engineer: Anny	
Size	Project Name		Rev
Custom	T12R		2.0
Date: 8/8/2007	8/07/2007		Sheet 63 of 63

R2.0

Item	Before	After	Reason	Owner	Date
R20_1109_50		Add PCE5001 PCE5005, PQ5002, PQ5004, PQ5005 and PQ5007	VCORE:CPU upgrade to merom reflash		2006.11.09
R20_1109_50	9.31K	11K	VCORE: PR5030 modify to 11K to Increase OCP.		2006.11.09
R20_1109_97	PR5712 and PQ5705 were unmounted	PR5712:36.5K and PQ5705 was mounted.	Charger: Modify PR5712 and PQ5705 for 3S1P select.		2006.11.09



Title : POWER\_PIC

Engineer:

Size

Project Name

Rev

Custom


NAPA

2.0


Date: 8/8/2007


Sheet 84 of 83

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>





<< Kennedy\_Zhang >>